Electrical Parameters Extraction of CMOS Floating-Gate Inverters

Abstract

This work provides an accurate methodology for extracting the floating-gate gain factor g, of CMOS floating-gate inverters with a clock-driven switch for accessing temporarilly to the floating-gate. With the methodology proposed in this paper, the g factor and other parasiticcapacitances coupled to the floating-gate can be easily extracted in a mismatch-free approach. This parameter plays animportant role in modern analog and mixed-signal CMOS circuits, since it limits the circuit performance. Theoretical and measured values using two test cells, fabricated in a standard double poly double metal CMOS AMI-ABN process with 1.2mm design rules, were compared. The extracted parameters can be incorporated into floating-gate PS pice macromodels for obtaining accurate electrical simulation.